## D／A Converters

## Nyquist－Rate D／A Converts

－Four main types
－Decoder－based
－Binary－weighted
－Thermometer－code
－Hybrid

## Decoder－Based DAC

－Most straight forward approach
－Create $2^{\mathrm{N}}$ reference signals and pass the appropriate signal to the output
－Three main types
－Resistor string
－Folded resistor－string
－Multiple resistor－string

## Resistor－String DAC

－Example 1：a 3－bit DAC with transmission－gate，tree－like decoder
－Transmission gates might be used rather than n－channel switches
＞Extra drain and source capacitance（to GND）is offset by the reduced switch resistance
＞Larger layout
＞Can operate closer to positive supply voltage
－Only n－channel switches are used
＞About the same speed as the transmission gate implementation
＞Compact layout（no contacts are required in the tree）


## Resistor－String DAC（Cont．）

－Monotonicity is guaranteed（if the buffer＇s offset does not depend on its input voltage）
－The accuracy of this DAC depends on the type of resistor used． Polysilicon（20－30 $\Omega$／square）have up to 10－bit of matching accuracy．
－Speed：
Can be estimated using open－circuit time－constant approach（refer to microelectronics textbook by Sedra and Smith V． 7 p．733，Ch．9）

Time constant

$$
\begin{aligned}
& \approx 3 \mathrm{R}_{\mathrm{tr}} \mathrm{C}_{\mathrm{tr}}+2 \times 3 \mathrm{R}_{\mathrm{tr}} \mathrm{C}_{\mathrm{tr}}+\ldots+\mathrm{N} \times 3 \mathrm{R}_{\mathrm{tr}} \mathrm{C}_{\mathrm{tr}} \\
& =\frac{\mathrm{N}(\mathrm{~N}+1)}{2} \times 3 \mathrm{R}_{\mathrm{tr}} \mathrm{C}_{\mathrm{tr}} \\
& \text { where } R_{t r} \text { is on resistance of switches } \\
& \mathrm{C}_{\mathrm{tr}} \text { is drain or source capacitance of switches } \\
& \text { Assuming } \\
& \mathrm{N} \text { is bit number } \\
& \text { e.g. } \mathrm{N}=6 \rightarrow 63 \mathrm{R}_{\mathrm{tr}} \mathrm{C}_{\mathrm{tr}}, \mathrm{~N}=7 \rightarrow 84 \mathrm{R}_{\mathrm{tr}} \mathrm{C}_{\mathrm{tr}}
\end{aligned}
$$

## Resistor－String DAC（cont．）

－Example 2：a 3－bit DAC with digital decoding
－Compared to Example1
＞Higher speed
$>$ More area for decoding circuit
－Speed：
＞Time constant $\approx \mathrm{R}_{\mathrm{tr}}{ }^{\bullet}\left(2^{\mathrm{N}}+1\right) \mathrm{C}_{\mathrm{tr}}$
＞For $\mathrm{N} \leq 6$ Example 2 is faster
＞For $\mathrm{N}>7$ Example 1 is faster

－Compromise between Examples 1 and 2
－Folded resistor－string DAC
$2^{N}$ resistors （all equal sizes）


## Folded Resistor－String DAC



## Folded Resistor－String DAC（Cont．）

－Reduce the amount of digital decoding
－Reduce large capacitive loading
－Decoding is very similar to that for a digital memory
－Example：
－ 4 bits（＝2 bits＋2 bits）DAC
－Time constant $\approx \mathrm{R}_{\mathrm{tr}}\left(2^{2}+1\right) \mathrm{C}_{\mathrm{tr}}+2 \mathrm{R}_{\mathrm{tr}}\left(2^{2}+1\right) \mathrm{C}_{\mathrm{tr}}$

$$
\mathrm{c}_{\mathrm{in}} \approx \mathrm{C}_{\mathrm{tr}}
$$

－Other design examples
－ 12 bits＝ 6 bits +6 bits，or 4 bits +4 bits +4 bits，or．．．．．
－ 10 bits $=5$ bits +5 bits，or 3 bits＋3 bits＋4 bits，or．．．．．． etc．

## Multiple Resistor－string DAC

－6－bit example
－Requires only $2 \cdot 2^{\mathrm{N} / 2}$ resistors
－Monotonic if OPAMPs have matched，voltage－insensitive offset voltages．
－For high speed，OPAMPs must be fast．
－For high resolution，OPAMPs must be low noise．
－The matching requirements of the second resistor string are not nearly as severe as those for the first string．


## Binary－Weighted（or Binary－Scaled）Converters

－An appropriate set of signals that are all related in a binary fashion The binary array of signals might be voltages，charges，or currents
－Binary－weighted resistor DAC
Reduced－resistance－ratio ladders
R－2R－based DAC
Charge－redistribution switched－capacitor DAC
Current－mode DAC

## Binary－Weighted Resistor DAC

－4－bit example

$$
\begin{aligned}
& V_{\text {out }}=-R_{F} V_{\text {ref }}\left(-\frac{b_{1}}{2 R}-\frac{b_{2}}{4 R}-\frac{b_{3}}{8 R}+\ldots\right)=\left(\frac{R_{F}}{R} V_{\text {ref }}\right) B_{\text {in }}
\end{aligned}
$$

where $B_{\text {in }}=b_{1} 2^{-1}+b_{2} 2^{-2}+b_{3} 2^{-3}+\cdots$
－If it does not be integrated in an IC，it would not require many resistors or switches．
－Disadvantages
－Resistor ratio and current ratio are on the order of $2^{\mathrm{N}}$ ．If N is large， this large current ratio requires that the switches also be scaled so that equal voltage drops appear across them．
－Monotonicity is not guaranteed
－Prone to glitches

## Reduced－Resistance－Ratio Ladders

－Reduce the large resistor ratios in a binary－weighted array
－Introduce a series resistor to scale signals in portions of the array $\mathrm{V}_{\mathrm{A}}=-$ $1 / 4 \mathrm{~V}_{\text {ref }}$

－An additional 4R was added such that resistance seen to the right of the 3R equals $R$ ．
－One－fourth the resistance ratio compared to the binary－weighted case
－Current ratio has remained unchanged
－Switches must be scaled in size
－Repeating this procedure recursively，one can obtain an R－2R ladder

## R－2R－Based DAC

－Smaller size and better accuracy than a binary－sized approach
－Small number of components
－Resistance ratio of only 2
－4－bit example

$$
\begin{aligned}
& I_{r}=\frac{V_{\text {ref }}}{2 R} \\
& V_{\text {out }}=R_{F} \sum_{i=1}^{N} \frac{b_{i} I_{r}}{2^{i-1}}=V_{\text {ref }}\left(\frac{R_{F}}{R}\right) \sum_{i=1}^{N} \frac{b_{i}}{2^{i}}
\end{aligned}
$$


－Current ratio is still large
－Large ratio of switch sizes

## R－2R－Based DAC（Cont．）

－$B_{1}$ is $1 \&$ all other bits are 0
－ $\mathrm{V}_{\text {out }}=\left(\mathrm{R}_{\mathrm{F}} / \mathrm{R}\right)\left(\mathrm{V}_{\text {ref }} / 2\right)$
－$B_{2}$ is $1 \&$ all other bits are 0
－ $\mathrm{V}_{\text {out }}=\left(\mathrm{R}_{\mathrm{F}} / \mathrm{R}\right)\left(\mathrm{V}_{\text {ref }} / 4\right)$
－ $\mathrm{B}_{\mathrm{N}-1}$ is $1 \&$ all other bits are 0
－ $\mathrm{V}_{\text {out }}=\left(\mathrm{R}_{\mathrm{F}} / \mathrm{R}\right)\left(\mathrm{V}_{\text {ref }} / 2^{\mathrm{N}-1}\right)$
－$B_{N}$ is $1 \&$ all other bits are 0
－ $\mathrm{V}_{\text {out }}=\left(\mathrm{R}_{\mathrm{F}} / \mathrm{R}\right)\left(\mathrm{V}_{\text {ref }} / 2^{\mathrm{N}}\right)$
－Multiplying DAC（ref．p．12－47～12－48）
－Use varying analog signal $\mathrm{V}_{\mathrm{a}}$ instead of fixed reference voltage $\mathrm{V}_{\text {ref }}$

## R－2R－Based DAC（Cont．）

－R－2R ladder DAC with equal currents through switches
－Slower since the internal nodes exhibit some voltage swings（as opposed to the previous configuration where internal nodes all remain at fixed voltage）


## R－2R－Based DAC（Cont．）

－Assume only $b_{1}=1$ ，
Assume only $\mathrm{b}_{2}=1$ ，
Assume only $\mathrm{b}_{3}=1$ ，

$$
\begin{aligned}
& \mathrm{R}_{\mathrm{X}}=\mathrm{R}+\frac{2}{3} \mathrm{R}=\frac{5}{3} \mathrm{R} \\
& \mathrm{I}_{\mathrm{X}}=\mathrm{I} \times \frac{(2 \mathrm{R} \| 2 \mathrm{R})}{(2 \mathrm{R} \| 2 \mathrm{R})+\frac{5}{3} \mathrm{R}}=\frac{3}{8} \mathrm{I} \\
& \mathrm{i}_{\mathrm{f}}=\frac{2 \mathrm{R}}{2 \mathrm{R}+\mathrm{R}} \mathrm{I}_{\mathrm{X}}=\frac{1}{4} \mathrm{I}
\end{aligned}
$$

the current drawn through $R_{f}$ is I
the current drawn through $\mathrm{R}_{\mathrm{f}}$ is $\mathrm{I} / 2$
the equivalent circuitto find the current through $R_{f}$ is：

－With similar analysis，it can be shown that the current through $\mathrm{b}_{4} \& \mathrm{R}_{\mathrm{f}}$ is $\mathrm{I} / 8$ ．Therefore，

$$
V_{\text {out }}=2 R_{f} \times I\left(2^{-1} b_{1}+2^{-2} b_{2}+2^{-3} b_{3}+2^{-4} b_{4}\right)
$$

## Charge－Redistribution Switched－Capacitor DAC

－Insensitive to OPAMP input－offset voltage，1／f noise，and finite amplifier gain
－An additional sign bit can be realized by interchanging the clock phases （shown in parentheses）


## Current-Mode DAC

- High-speed
- Switch current to output or to ground

The output current is converted to a voltage through $\mathrm{R}_{\mathrm{F}}$

- Upper portion of current source always remains at ground potential (w/ OP)
- Single-ended

- Single-ended w/o OP (for ultra high-speed)


## Glitches

－A major limitation during high－speed operation
－Mainly the result of different delays occuring when switching different signals
－Example：01111．．．．．．1－－－＞1000 ．．．．．． 0
$-I_{1}$ represents the MSB current，and $\mathrm{I}_{2}$ represents the sum of（ $\mathrm{N}-1$ ） LSB currents．
－MSB current turns off slightly early，causing a glitch of zero current


## Glitches（Cont．）

－Glitch disturbance can be reduced by
－Limiting the bandwidth（placing a capacitor across $R_{F}$ ）
This method slows down the circuit．
－Using a sample and hold on the output signal．
－Modifying some or all of the digital word from a binary code to a thermometer code．（The most popular method．）

## Thermometer－Code DACs

－Digitally recode the input to a thermometer－code equivalent

| Decimal | Binary |  |  | Thermometer Code |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | b1 | b2 | b3 | d1 | d2 | d3 | d4 | d5 | d6 | d7 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 2 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 3 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| 4 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 5 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 6 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 7 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

－Advantages over its binary－weighted counterpart
－Small DNL errors
－Guaranteed monotonicity
－Reduced glitching noise
－Does not increase the size of the analog circuitry compared to a binary－ weighted approach

## Thermometer－Code DACs（Cont．）

－Total area required by the transistor switches is the same（compared to binary－weighted）
－All transistor switches are of equal sizes since they all pass equal currents
－Examples
－Thermometer－code resistor DAC


## Thermometer－Code DACs（Cont．）

－Thermometer－code charge－redistribution DAC


## Thermometer－Code Current－Mode DAC

－Row and column decoders
－Inherent monotonicity
－Small DNL errors
－INL errors depend on the placement of the current sources
－In high－speed applications
－The output current feeds directly into an off－chip $50 \Omega$ or $75 \Omega$ resistor，rather than an output OPAMP．
－Cascode current sources are used to reduce current－source variation due to voltage changes in $\mathrm{V}_{\text {out }}$


## Thermometer－Code Current－Mode DAC（Cont．）


［1］T．Miki，＂An 80－MHz CMOS D／A converter，＂IEEE J．Solid－State Circuits，vol．SC－21，no．6，pp．983－988，Dec． 1986.
［2］L．Letham，＂Larsen，R．E．A high－performance CMOS 70－MHz palette／DAC＂，IEEE Journal of Solid－State Circuits，Volume 22，Issue 6， pp：1041－1047，Dec 1987.
［3］K．K．Chi et al．，＂A CMOS triple 100Mbit／s video D／A converter with shift registers and color map，＂IEEE J．Solid－State Circuits，vol．SC－ 21，no．6，pp．989－995，Dec． 1986

## Thermometer－Code Current－Mode DAC（Cont．）

－Precisely timed edges are needed
－If both $\bar{d}_{i}$ and $d_{i}$ are low simultaneously，the drain of $\mathrm{Q}_{3}$ is pulled low and the circuit takes longer time to respond．
－If both $\bar{d}_{i}$ and $d_{i}$ are high simultaneously， $\mathrm{V}_{\text {out }}$ is shorted to ground．
－To avoid the use of the two logic levels，the gate of $Q_{2}$ should be connected to a dc bias voltage

## Thermometer－Code Current－Mode DAC（Cont．）


－Can be clocked at the maximum rate without the need for precisely timed edges
－$Q_{2}$ and $Q_{3}$ effectively form a cascode current source when they drive current to the output．
－To maximize speed，the voltage swing at the common connection（e．g． $Q_{1}, Q_{2}$ and $Q_{3}$ ）of the current switches should be small．

## Dynamically Matched Current Sources

－A method for realizing very well－matched current sources（up to 16－bit accuracy）for audio DACs
－Continuously and cyclically calibrate MSB portions
－16－bit example


## Dynamically Matched Current Sources（Cont．）


－6MSBs were realized using a thermometer code
－Since the accuracy requirements are reduced for the remaining bits，a binary array was used in their implementation．

## Dynamically Matched Current Sources（Cont．）

－ 64 accurately matched current sources for the 6 MSBs
－Current sources are calibrated
－Dynamically setting current sources
－Even though only 63 are required，the extra one is needed so that DAC can continuously operate when one of them is being calibrated
－Major limitation in matching 64 current sources is due to the differences in clock feedthrough and charge injection switches $\mathrm{S}_{\mathrm{i}}$
－The best way is to minimize them
$>$ Large $\mathrm{C}_{\mathrm{gs}}$ and large $\mathrm{V}_{\mathrm{gs}}$ of $\mathrm{Q}_{1}$
$>Q_{1}$ only source a small current
$>W_{\text {small }} / L_{\text {large }}$ can be used for $Q_{1}$
－Large $\mathrm{C}_{\mathrm{gs}}$ to minimize leakage current effect before current sources are recalibrated
－Dummy transistor can be added to $\mathrm{S}_{\mathrm{i}}$
－Other methods to minimize these errors are referred to switched－current （SI）papers

## Dynamic Element Matching（DEM）

－Motivation：Repeated selection on the same mismatch elements $\rightarrow$ Accumulated error \＆Distortion
－DEM Policy：Balancing the selected times of each element
－Reduction of repeated pattern $\rightarrow$ Eliminating distortion
－Purely digital circuit for element selection $\rightarrow$ Scaling friendly
－Less power and area consumption than calibration
－Popular DEM algorithms
－Data weighted averaging（DWA）
－DEM Randomization


## Layout Placement for Gradient Error Compensation

－Gradient error $\rightarrow$ Mismatch between each current cell
－Layout technique to compensate gradient error
－Partitioning of single current cell into multiple smaller segments
－Balancing of current segments placement $\rightarrow$ Cancel mismatch
－Can be applied with DEM simultaneously for smaller output errors
－Example of a $Q^{N}$ rotated walk switching scheme［1］

［1］D．Lee，Y．Lin，and T．Kuo，＂Nyquist－rate current－steering digital－to－analog converters with random multiple data－ weighted averaging technique and Q ${ }^{N}$ rotated walk switching scheme，＂IEEE Trans．Circuits Syst．II，Exp．Briefs，vol．53， no．11，pp．1264－1268，Nov． 2006.

## Hybrid Converters

－Combine the advantages of different approaches
－It＇s quite common to use a thermometer－code approach for the top few MSBs while using a binary－scaled technique for the lower LSBs
－Glitching is significantly reduced and accuracy is high
－Circuit area is saved with a binary－scaled approach for LSBs
－Examples
－Resistor－capacitor hybrid DAC（Refer to p．12－19）
－Segmented DAC（Refer to textbook p．640）

1．The DAC is segmented into the 2 most significant bits（MSBs）， 2 upper least significant bits （ULSBs）and 2 least significant bits（LSBs）
2．The current weighting of the segments are $I_{\text {MSB }}=16 I_{\text {LSB }}$ and $I_{\text {ULSB }}=4 I_{\text {LSB }}$

